(11) EP 1 471 671 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 27.10.2004 Bulletin 2004/44 (51) Int Cl.7: H04B 10/24

(21) Application number: 04017254.6

(22) Date of filing: 04.02.2002

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR

(30) Priority: 05.02.2001 US 777917

(62) Document number(s) of the earlier application(s) in accordance with Art. 76 EPC: 02704344.7 / 1 360 782

(71) Applicant: Finisar Corporation Sunnyvale, CA 95060-1133 (US)

(72) inventors:
• Aronson, Lewis B.
Los Altos, California 94024 (US)

Hosking, Lucy G.
 Santa Cruz, California 95060 (US)


(74) Representative: Frost, Alex John et al Boult Wade Tennant, Verulam Gardens 70 Grey's Inn Road London WC1X 8BT (GB)

Remarks:

This application was filed on 22 - 07 - 2004 as a divisional application to the application mentioned under INID code 62.

(54) Integrated memory controller circuit for fiber optics transceiver

A controller (110) for controlling a transceiver having a laser transmitter and a photodiode receiver: The controller includes memory (120, 122, 128) for storing information related to the transceiver, and analog to digital conversion circuitry (127) for receiving a plurality of analog signals from the laser transmitter and photodiode receiver, converting the received analog signals into digital values, and storing the digital values in predefined locations within the memory. Comparison logic (131) compares one or more of these digital values with limit values, generates flag values based on the comparisons, and stores the flag values in predefined locations within the memory. Control circuitry (123-1, 123-2) in the controller controls the operation of the laser transmitter in accordance with one or more values stored in the memory A serial interface (121) is provided to enabie a host device to read from and write to locations within the memory. Excluding a small number of binary input and output signals, all control and monitoring functions of the transceiver are mapped to unique memory mapped locations within the controller. A plurality of the control functions and a plurality of the monitoring functions of the controller are exercised by a host computer by accessing corresponding memory mapped locations within the controller



P 1 471 671 A2

Description

25

30

[0001] The present invention relates generally to the field of fiber optic transceivers and particularly to circuits used within the transceivers to accomplish control, setup, monitoring, and identification operations.

à

BACKGROUND OF INVENTION

1,0002] The two most basic electronic circuits within a fiber optic transcolver are the laser driver circuit, which accepts high speed digital data and electrically drives an LED or laser diode to oreate equivalent optical pulses, and the receiver circuit which takes relatively small signals from an optical detector and ampilities and limits them to create a uniform ampitude digital electronic output. In addition to, and sometimes in conjunction with these basic functions, there are a number of other tasks that numbs the handled by the transcolver circuit as well as a number of tasks that may optionally be handled by the transcelver circuit to improve its functionality. These tasks include, but are not necessarily limited to, the following:

- Setup functions. These generally relate to the required adjustments made on a part-to-part basis in the factory to
 allow for variations in component characteristics such as laser diode threshold current.
- Identification. This refers to general purpose memory, typically EEPROM (electrically eraseble and programmable read only memory) or other nonvolatile memory. The memory is preferably accessible using a serial communication standard, that is used to store various information identifying the transceiver type, capability, serial number, and compatibility with various standards. While not standard, it would be desirable to further store in this memory additional information, such as sub-component revisions and factory test data.
 - Eye safety and general fault detection. These functions are used to identify abnormal and potentially unsafe operating parameters and to report these to the user and/or perform laser shutdown, as appropriate.

[0003] In addition, it would be desirable in many transceivers for the control circuitry to perform some or all of the following additional functions:

- Temperature compensation functions. For example, compensating for known temperature variations in key laser characteristics such as slope efficiency.
- Monitoring functions. Monitoring various parameters related to the transceiver operating characteristics and environment. Examples of parameters that it would be desirable to monitor include laser bias current, laser output power, received power level, supply voltage and temperature. Ideally, these parameters should be monitored and reported to, or made available to, a host device and thus to the user of the transceiver.
- Power on time. It would be desirable for the transceiver's control circuitry to keep track of the total number of hours
 the transceiver has been in the power on state, and to report or make this time value available to a host device.
 - Margining. "Margining" is a mechanism that allows the end user to test the transceiver's performance at a known deviation from Ideal operating conditions, generally by scaling the control signals used to drive the transceiver's active components.
- 40 Other digital signale, it would be desirable to enable a host device to be able to configure the transceiver so as to make it compatible with various requirements for the polarity and output types of digital inputs are used for transmitter disable and rate selection functions while outputs are used to indicate transmitter fault and loss of signal conditions. The configuration values would determine the polarity of one or more of the binary input and output signals, in some transceivers it would be desirable to use the configuration values to specify the scale of one or more of the digital input or output values, for instance by specifying a scaling factor to be used in conjunction with the digital input or output values.

[0004] Few if any of these additional functions are implemented in most transceivers, in part because of the cost of doing so. Some of these functions have been implemented using discrete circultry, for example using a general purpose EPFROM for identification purposes, by inclusion of some functions within the isser driver or receiver circuitry (for example some degree of temperature compensation in a laser driver circuit) or with the use of a commercial microcurtoller integrated circuit. However, to date there have not been any transceivers that provide a uniform device architecture that will support all of these functions, as well as additional functions not listed here, in a cost effective manner.

5 [0005] It is the purpose of the present invention to provide a general and flexible integrated circuit that accomplishes all (or any subset) of the above functionality using a straightforward memory mapped architecture and a simple serial communication mechanism.

[0006] Fig. 1 shows a schematic representation of the essential features of a typical prior-art fiber optic transceiver.

The main circuit 1 contains at a minimum transmit and receiver circuit paths and power 19 and ground connections its. The receiver circuit typically consists of a Receiver Optical Stabsesembly (ROSA) 2 withic contains a mechanical fiber receiptacle as well as a photodiode and pre-amplitter (preamp) circuit. The ROSA is in turn connected to a post-ampliting repeated circuit 4, he function of which is to generate a fixed output swing digital signal which is connected to output swing digital circuit signal known as Signal Detect or Loss of Signal Indicating the presence or absence of suitably strong optical input. The Signal Detect output is provided as an output on pin 18. The transmit circuit will typically consist of a Transmiter Optical Subassembly (TOSA), 3 and a laser driver integrated circuit 5. The TOSA contains a mechanical fiber receptacle as well as a laser of ido or LED. The laser driver circuit will typically provide AC drive and DC bias current to the laser. The signal inputs for the AC driver are obtained from the TX+ and TX+ pins 12. Typically, the laser driver circuitry will require individual ractory setup of certain parameters such as the bias current (or etipical proval) even and AC modulation of the laser. Typically this is accomplished by adjusting variable resistence or placing factory selected resistance values). Additionally, incepentature compensation of the bias current and modulation is often required. This function can be integrated in the laser driver integrated circuit or accomplished

through the use of external temperature sensitive elements such as thermistors 6, 8.

[0007] In addition to the most basic functions described above, some transcelver platform standards involve additional functionality. Examples of this are the TX disable 13 and TX fault 14 pins described in the GBIC standard. In the GBIC standard, the TX disable pin allows the transmitter to be shull off by the host device, while the TX fault pin is an indicator to the host device or some fault condition existing in the laser or associated laser driver circuit. In addition to this basic description, the GBIC standard includes a series of timing diagrams describing how these controls function and intensat with each other to implement reset operations and other actions. Note of this functionality is almost at preventing non-eyesafe emission levels when a fault conditions exists in the laser circuit. These functions may be integrated into the laser driver circuit itself or in an optional additional integrated circuit. The Inally, the GBIC standard also requires the EEPROM to store standardized serial Ib Information that can be read out via a serial interface (defined as using the serial interface of the ATMEL ATZ4C01A family of EEPROM products) consisting of a clock 15 fains data 16 line.

[0008] As an alternative to mechanical fiber receptacles, some prior art transceivers use fiber optic pigtalls which are standard, male fiber optic connectors.

[0009] Similar principles clearly apply to fiber optic transmitters or receivers that only implement half of the full transceiver functions.

SUMMARY OF THE INVENTION

2000

[0010] The present invention is preferably implemented as a single-chip integrated circuit, sometimes called a controller, for controlling a transceiver having a laser transmitter and a photodiode receiver. The controller includes memory for storing information related to the transceiver, and analog to digital conversion directly for receiving a plurality of naslog signists from the laser transmitter and photodiode receiver, converting the received analog signist ind digital values, and storing the digital values in predefined locations within the memory. Comparison logic compares one or more of these digital values with limit values, generates figa values based on the comparisons, and stores the figa values in predefined locations within the memory. Control circuitry in the controller controls the operation of the laser transmitter in accordance with one or more values stored in the memory. A serial interface is provided to enable a host device to read from and write to locations within the memory. A plurality of the control functions and a plurality of the monitoring functions of the controller are exercised by a host computer by accessing corresponding memory mapped locations within the controller.

5 [0011] In some embodiments the controller further includes a cumulative clock for generating a time value corresponding to cumulative operation time of the transceiver, wherein the generated time value is readable via the serial interface.

[0012] In some embodiments the controller further includes a power supply voltage sensor that generates a power level signal corresponding to a power supply voltage level of the transceiver. In these embodiments the analog to digital conversion circuitry is configured to convert the power level signal into a digital power level value and to store the digital power level value in a predefined power level location within the memory. Further, the comparison topic of the controller may optionally include logic for comparing the digital power level value with a power (i.e., voltage) level limit value, generating a ltag value based on the comparison topic signal power level signal with the power level limit value, and storing a power level flag value in a predefined power level flag value her a predefined power level flag value her a predefined power level flag value her memory. It is noted that the power supply voltage sensor measures the transcelver voltage supply level, which is distinct from the power level of the received optical signal.

[0013] In some embodiments the controller further includes a temperature sensor that generates a temperature signal corresponding to a temperature of the transceiver, in these embodiments the analog to digital conversion circuitry

is configured to convert the temperature signal into a digital temperature value and to store the digital temperature value in a predefined temperature volue in a predefined temperature volue in a predefined temperature value with a temperature limit value, generating a flag value based on the comparison of the digital temperature value with a temperature limit value, and storing a temperature value value is a prodefined temperature limit value, and storing a temperature limit value, and storing a temperature limit value, and storing a temperature limit value in a prodefined temperature ling location within the memory.

[0014] In some embodiments the controller further includes "margining" circuitry for adjusting one or more control signals generated by the control circuitry in accordance with an adjustment value stored in the memory.

[0015] According to a first aspect of the present invention, there is provided a single-ciby Integrated circuit for controlling an optioelectronic transcelver having a leaser transmitter and a photodiode receiver, comprising memory, including one or more memory arrays for storing information related to the transceiver, analog to digital conversion circuity for receiving a plurality of analog signals from the isser transmitter and photodiode receiver, converting the received analog signals into digital values, and storing the digital values in predefined locations within the memory, can consider the control of the transmitter in accordance with one or more values stored in the memory, an interface for reading from and withing to locations within the memory, and comparison logic for companing the digital values with limit values, generating flag based on the limit values, and storing the flag values in predefined locations within the memory.

[0016] Advantageously, the single-chip integrated circuit further includes a cumulative clock for generating a time value corresponding to cumulative operation time of the transceiver, wherein the generated time value is readable via the Interface.

2 [0017] More advantageously, the shogle-chip integrated circuit further includes a power supply voitage sensor coupled to the analog to digital conversion circuitry, the power supply voltage sensor generating, a power level signal corresponding to a power supply voltage level of the transcolver, wherein the analog to digital conversion circuitry is configured to convert the power level signal into a digital power level out of the power level signal into a digital power level country is configured from the power level signal into a digital power level country.

[0018] Preferably the comparison logic of the signal-chip integrated circuit includes logic for comparing the digital power level value with a power level limit value, generating a power level flag value based on the comparison of the digital power level signal with the power level limit value, and storing the power level flag value in a predefined power level flag location within the memory.

[0019] Proferably, the single-chip integrated circuit further includes a temperature sensor coupled to the analog to digital conversion circuitry, the temperature sensor generating a temperature algosal corresponding to a temperature of the transceiver, wherein the analog to digital conversion circuitry is configured to convent the temperature signal not a digital temperature value and to store the digital temperature value in a predefined temperature location within the memory.

[0020] More preferably, the comparison logic of the single-chip Integrated circuit includes logic for comparing the digital temperature value with a temperature limit value, generating a temperature flag value based on the comparison of the digital temperature signal with the temperature limit value, and storing the temperature flag value in a predefined temperature flag location within the memory.

[0021] Advantageously, the single-thip Integrated circuit further includes fault handling logic, coupled to the transceiver for receiving at least one fault signal from the transceiver, and coupled to the memory to receive at least one flag value stored in the memory, and coupled to a host interface to transmit a computed fault signal, the fault handling logic including computational logic for logically combining the at least one fault signal received from the transceiver and the at least one flag value received from the memory to generate the computed fault signal.

[0022] According to a second aspect of the present invention, there is provided a single-chip integrated circuit for controlling an opto electronic device comprising memory, including one or more memory surrays for storing information related to the optoelectronic device; arisot got digital conversion circuithy for receiving a plurality of analog signals from the optoelectronic device, the analog signals from the optoelectronic device, the analog signals from the optoelectronic device, converting the received analog signals into digital values, and storing the digital value in predifination coalisions within the memory; and a memory interface for reading from and writing to locations within the memory in accordance with commands received from a host device.

[0023] According to a filled aspect of the present invention, there is provided a single-risp integrated circuit for controlling an opticelectronic transceiver having a lesser transmitter and a photodeode receiver; comprising analog to digital convention stroutliny for receiving a plurality of analog signals from the lesser transmitter and photodiode neother; convention the received analog signals into digital values, and storing the digital values with limit values, generaling ling values based on the limit values, and storing the flag values in predefined memory mapped locations within the integrated circuit; comprision togic pervalent conventions are presented as the convention of the convention of the state of the convention of the conv

circuit for controlling operation of the control circuitry.

٠,

1

:3

74 . 72

:7

:4

50

[0024] According to a fourth aspect of the present invention there is provided a method of controlling an optoelectronic transcolver having a leaser transmittar and a photodiode receiver comprising: in accordance with instructions received from a host device, reading from and writing to locations within a memory; and receiving a plurality of analog signals from the leser transmitter and photodiode receiver, converting the received analog signals into digital values, and storing the digital values in predefined locations within this remover, comparing the digital values with limit values, and storing the digital values in predefined locations within the memory; generating control signals to control operation of the leser transmitter in accordance with one or more values storad in the memory.

- [0025] Praferably the method of controlling an optoelectronic transcelver having a leaser transmitter and a photoclode receiver further includes generating a time value corresponding to cumulative operation time of the transcelver, wherein the generated time value is readable by the host device via the memory interface.
- [0026] Advantageously, the method of controlling an optoelectronic transceiver having a laser transmitter and a photodiode receiver further includes converting an analog power supply voltage level signal, corresponding to a voltage level of the transceiver, into a digital power level value and storing the digital power level value in a pradefined power level location within the memory.
- [0027] More advantageously, the method of controlling an optoelectronic transcalvar having a laser transmitter and a photodlode receiver includes comparing the digital power lavel value with a power level limit value, generating a power level flag value based on the comparison of the digital power level signal with the power level limit value, and storing the power level flag value ha a predefined power level file to cation within the mamory.
- [0028] Advantageously, the method of controlling an optoelectronic transceiver having a laser transmitter and a photodioda receiver further includes generating a temperature signal corresponding to a temperature of the transceiver, convarting the temperature signal into a cligital temperatura value and storing the digital temperature value in a pre-defined temperature location within the memory.
- (0029) More advantageously, the method of controlling an optoelectronic transceiver having a laser transmitter and a photodiode receiver includes comparing the digital temperature value with a temperature limit value, generating a tamperature flag value based on the comparison of the digital temperature signal with the temperature limit value, and storing the temperature flag value in a predefined temperature flag location within the memory.
 - [0030] Preferably, the method of controlling an optoelectronic transcolven having a laser transmitter and a photodiode recolver further includes recolving at least on a flault signal from tha transcalver, recolving at least one flag value stored in the memory, logically combining that at least one flag transmitter for the transcolver and the at least one flag value stored in the memory to generate a computed fault signal, and transmitting the computed fault signal to the host device.
 - [0031] According to a fifth aspect of the present invention there is provided a mathod of controlling an optoelectronic device comprising: in accordance with instructions received from a host device, reading from and writing to locations within a memory; and receiving a plurality of analog signals corresponding to operating conditions of the optoelectronic device, converting the received analog signals torner sorting the control values in predefined locations within the memory; wherein the method is performed by a single-chip controller integrated circuit.
- 40 [0032] According to a kith aspect of the present invention there is provided a method of controlling an optoelectronic transceiver having a laser transmitter and a photodiode receiver comprising; in accordance with instructions received from a host device, reading from and writing to memory mapped locations within a controller of the optoelectronic transceiver, receiving a plurality of analog signals from the leaser transmitter and photodiode receiver, convening that received analog signals into digital values, and storing the digital values in predefined memory mapped locations within the controller; comparing the digital values with limit values, generating flag values based on the limit values, and storing the flag values in predefined memory mapped locations within the controller; generating control signals to control operation of the laser transmitter in accordance with one or more values stored in the predefined memory mapped locations within the controller; analog to digital conversion circuitry for receiving a plurality of analog signals from the laser transmitter and photodiode receiver, converting the received analog signals into digital values.
 - storing the digital values in predefined memory mapped locations within the controller.

 [0033] Advantageously, the method of controlling an optoelectronic transceiver having a laser transmitter and a photodiode receiver further includes generating and storing in a register a time value corresponding to cumulative operation time of the transceiver, wherein the register in which the time value is accessed by the reading step as a memory mapped within the controller.

BRIEF DESCRIPTION OF THE DRAWINGS

[0034] Additional objects and features of the invention will be more readily apparent from the following detailed de-

scription and appended claims when taken in conjunction with the drawings, in which:

- Fig. 1 is a block diagram of a prior art optoelectronic transceiver.
- Fig. 2 is a block diagram of an optoelectronic transceiver in accordance with the present invention.
- Fig. 3 is a block diagram of modules within the controller of the optoelectronic transceiver of Fig. 2.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS.

[0035] A transceiver 100 based on the present invertilen is shown in Figs. 2 and 3. The transceiver 100 contains a Receiver Optical Subassembly (ROSA) 102 and Transmitter Optical Subassembly (TOSA) 103 along with associated post-empillier 104 and laser driver 105 integrated circuits that communicate the high speed electrical signals to the outside world. In this case, however, all other control and setup functions are implemented with a third single-chip integrated circuit 110 called the controller IC.

[0038] The controller C1 10 handles all low speed communications with the end user. These Include the standardized pin functions such as Loss of Signal (LOS) 111, Transmitter Fault Indication (TX FAULT) 14, and the Transmitter Disable input (TXDIS) 13. The controller IC 110 has a two wire serial interface 121, also called the memory Interface, for accessing memory mapped locations in the controller. Memory Map Tables 1, 2, 3 and 4, below, are an examplery memory map for one embodiment of a transcelver controller, as implemented in one embodiment of the present invention. It is noted that Memory Map Tables 1, 2, 3 and 4, in addition to showing a memory map of values and control features described in this document, also show a number of parameters and control mechanisms that are outside the scope of this document and thus are not part of the present invention.

[0037] The Interface 121 is coupled to host device interface input/output lines, typically clock (SCL) and data (SDA) inters, 15 and 16. In the preferred embodiment, the serial interface 121 operates in accordance with the two wire serial interfaces to a fine of the serial interfaces with the serial interfaces to the serial interface in the serial interface is used to read out deviced interface and under serial interface is used to read out deviced interface in and serial interface is used to read out identification and capability data stored in EEPROM.

[0038] It is noted here that some of the memory locations in the memory devices 120, 122, 128 are dual ported, or even triple ported in some Instances. That is, while these memory mapped locations can be read and in some cases written via the serial interface 121, they are also directly accessed by other circuitry in the controller 110. For Instance, certain "margining" values stored in memory 120 are read and used directly by logic 134 to adjust (i.e., scale upwards or downwards) drive level signals being sent to the D/A output dovices 125. Similarly, then are filega stored memory 128 that are (A) written by logic circuit 131, and (B) read directly by logic circuit 133. An example of a memory mapped location not in memory devices but that is effectively dual proted is the output or result register of locat 122. In this case the accumulated time value in the register is readable via the serial interface 121, but is written by circuitry in the

[0039] In addition to the result register of the clock 132, other memory mapped locations in the controller may be implemented as registers at the hight or output of respective sub-circuits of the controller. For instance, the merging values used to controller the operation of logic 134 mey be stored in registers in or near logic 134 instead of being stored within memory device 128. In another example, measurement values generated by the ADC 127 may be stored in registers. The memory interface 121 is configured to enable the memory interface to access each of these registers whenever the memory interface receives a command to access the data stored at the corresponding predefined memory mapped location. In such embodiments, "locations within the memory" include memory mapped registers throughout the controller.

[0040] In an alternate embodiment, the time value in the result register of the clock 132, or a value corresponding or to that time value, is periodically stored in a memory becausion with the memory 128 (e.g., this may be done once per minute, or one per hour of device operation). In this alternate embodiment, the time value and by the host device via Interface 121 is the last time value stored into the memory 128, as opposed to the current time value in the result register of the clock 132.

[0041] As shown in Figs. 2 and 3, the controller IC 110 has connections to the laser driver 105 and receiver components. These connections serve multiple functions. The controller IC has a multiplicity of D/A converters 123. In the preferred embodiment the D/A converters are implemented as current sources, but in other embodiments the D/A converters may be implemented using voltage sources, and in yet other embodiments the D/A converters are the preferred embodiment, the output signals of the D/A converters are 25

used to control key parameters of the laser driver circuit 105. In one embodiment, outputs of the D/A converters 123 are use to directly control the laser bias current as well as control of the level AC modulation to the laser (constant bias operation). In another embodiment, the outputs of the D/A converters 123 of the controller 110 control the level of warrage output power of the laser driver 105 in addition to the AC modulation level (constant power operation).

[0042] In a preferred embodiment, the controller 110 Includes mechanisms to compensate for temperature dependent characteristics of the laser. This is implemented in the controller 110 through the use of temperature lookup tables 122 that are used to assign values to the control outputs as a function of the temperature measured by a temperature sensor 125 within the controller IC 110, in alternate embodiments, the controller 110 may use D/A converters with voltage source outputs or may even replace one or more of the D/A converters 123 within digital potentionelers to control the characteristics of the laser driver 105. It should also be noted that while Fig. 2 refers to a system where the laser driver 105 is specifically designed to accept Inputs from the controller 110, It is possible to use the controller IC 110 with many other laser driver 105 to control their output characteristics.

[0043] In addition to temperature dependent analog output controls, the controller IC may be equipped with a multiplicity of temperature independent (one memory set value) analog outputs. These temperature independent outputs serve numerous functions, but one particularly interesting application is as a fine adjustment to other settlings of the laser driver 105 or postamp 104 in order to compensate for process induced variations in the characteristics of those devices. One example of this might be the output swing of the receiver postamp 104. Normally such a parameter would be fixed at design time to a desired value through the use of a set resistor. It often turns out, however, that normal process variations associated with the facilitation of the postamp integrated circuit 104 induce undesirable variations in the resulting output swing with a fixed set resistor. Using the present invention, an analog output of the controller IC 110, produced by an additional D/A converter 123, is used to adjust or compensate the output swing setting at manufacturing setup time on a part Pypart basis.

[0044] In addition to the connection from the controller to the laser driver 105, Fig. 2 shows a number of connections from the laser driver 105 to the controller to 110, as well as shifter connections from the BOSA 106 and Postamp 104 to the controller (C 110. These are analog monitoring connections that the controller to 110 uses to provide diagnostic feedback to the host device via memory mapped locations in the controller IC. The controller to 110 in the preferred embodiment has a multiplicity of analog inputs. The analog input signels indicate operating conditions of the transcelver and/or receiver circuity. These analog signels are scanned by a multiplicar 124 and converted using an analog to digital converter (ADC) 127. The ADC 127 has 12 bit resolution in the preferred embodiment, although ADCs with other resolution levels may be used in other embodiments. The converted values are stored in predefined memory locations; for instance in the diagnostic value and flag storage device 128 shown in Fig. 3, and are accessible to the host device via memory reads. These values are calibrated to standard units (such as millivots or microwatts) as part of a factory calibration proceeding.

[0045] The digitized quantities stored in memory mapped locations within the controller IC include, but are not limited to, the lease his current, transmitted leaser power, and received power (as measured by the photodiode detector in the ROSA 1026). In the memory hera belose (e.g., Table 1), the measured transmitted leaser power is denoted as P_{inc}, the measured transmitted leaser power is denoted as P_{inc}, and the measured received power is denoted as P_{inc}. The memory map tables indicate the memory locations where, in an examplear implementation, these measured values are stored, and also show where the corresponding limit values, flag values, and configuration values (e.g., for Indicating

the polarity of the flags) are stored.

[0046] As shown in Fig. 3, the controller 110 includes a voltage supply sensor 126. An analog voltage level signal generated by this sensor is converted to a digital voltage level signal by the ADC 127, and the digital voltage level signal is stored in memory 128. In a preferred embodiment, the ADC Input must 24 and ADC 127 are controlled by a clock signal so as to automatically, periodically convert the monitored signals into digital signals, and to store those digital voltage in memory 128.

[0047] Furthermore, as the digital values are generated, the value comperison logic 131 of the controller compares these values to predefined limit values. The limit values are preferably stored in memory 128 at the factory, but the host device may overwrite the originally programmed limit values with new limit values. Each monitored signal is automatically compared with both a lower limit and upper limit value, explaining in the generation of two limit betting values that are then stored in the diagnostic value and flag storage device statistic paym monitored signals where there is no meaningful upper or lower limit, the corresponding limit value can be set to a value that will never cause the corresponding to be set.

[0048] The limit flags are also sometimes call alarm and warning flags. The host device (or end user) can monitor these flags to determine whether conditions exist that are likely to have caused a transceiver link to fall (alarm flags) or whether conditions exist which predict that a fallure is likely to occur soon. Examples of such conditions might be a laser bias current which has fallen to zero, which is indicative of an Immediate fallure of the transmitter output, or a laser bias current in a constant power mode which exceeds its nominal value by more than 50%, which is an indication of a laser end-file condition. Thus, the automatically generated limit flags are useful because they provide a simple

pass-fail decision on the transceiver functionality based on internally stored limit values.

[0049] In a preferred embodiment, fault control and logic circuit 133 logically OR's the alarm and warning flags, along with the internal LOS (loss of signal) input and Fault input signals, to produce a binary Transcelver fault (TxFault) signal that is coupled to the host interlace, and thus made available to the host device can be programmed to monitor the TxFault signal by automatically reading all the alarm and warning flags in the transcelver, as well as the corresponding monitored signals, so as to determine the cause of the alarm or warning.

[0050] The fault control and logic circuit 133 furthermore conveys a loss of signal (LOS) signal received from the receiver circuit (ROSA, Fig. 2) to the host interface.

Q [0051] Another function of the fault control and logic circuit 133 is to disable the operation of the transmitter (TOSA, Fig. 2) when needed to ensure eye sefay. There is a standards defined interaction between the state of the laser driver and the TX Disable output, which is implemented by the fault control and logic circuit 133. When the logic circuit 13d detects a problem that might result in an eye safety hazard, the laser driver is disabled by additating the TX Disable signal of the controller. The host device can reset this condition by sending a command signal on the TXDisableCmd 5 line of the host interface.

[0052] Yet another function of the fault control and logic circuit 133 is to determine the pointly of its input and actput signals in accordance with a set of configuration flags stored in memory 128. For intance, the Loss of Signal (LOS) output of circuit 133 may be either a logic low or logic high signal, as determined by a corresponding configuration flag stored in memory 128.

9 (0053) Other configuration flags (see Table 4) stored in memory 128 are used to determine the polarity of each of the warning and alarm flags. Yet other configuration values stored in memory 128 are used to determine the scaling applied by the ADC 127 when converting each of the monitored analog signals into digital values.

[0054] In an alternate embodiment, another input to the controller 102, at the host interface, is a rate selection signal. In Fig. 3 the rate selection signal is input to logic 1933. This host generated signal would typically be a digital signal that specifies the expected data rate of data to be received by the receiver (ROSA 102). For instance, the rate selection signal might have two values, representing high and low data rates (e.g., 2.5 fee) and 1.25 fee). The controller responds to the rate selection signal by generating control signals to set the analog receiver circuitry to a bandwidth corresponding to the value specified by the rate selection signal.

[0055] While the combination of all of the above functions is desired in the preferred embodiment of this transceiver of controller, it should be obvious to one skilled in the art that a device which only implements a subset of these functions would also be of great use. Similarly, the present invention is also applicable to transmitters and receivers, and thus is not solely applicable to transceivers. Finally, it should be pointed out that the controller of the present invention is suitable for application of multichannel optical links.

TARLE

35

50

	IABLE 1
MEMORY MAP FO	R TRANSCEIVER CONTROLLER
Name of Location	Function
IEEE Data	This memory block is used to store required GBIC data
Temperature MSB	This byte contains the MSB of the 15-bit 2's complement temperature output from the temperature sensor.
Temperature LSB	This byte contains the LSB of the 15-bit 2's complement temperature output from the temperature sensor. (LSB is 0b)
V _∞ Value	These bytes contain the MSB (62h) and the LSB (63h) of the measured V _{cc} (15-bit number, with a 0b LSbit)
B _{in} Value	These bytes contain the MSB (64h) and the LSB (65h) of the measured B _{in} (laser bias current) (15-bit number, with a 0b LSbit)
P _{in} Value	These bytes contain the MSB (66h) and the LSB (67h) of the measured P _{In} (transmitted laser power) (15-bit number, with 0b LSbit)
R _{in} Value	These bytes contain the MSB (68h) and the LSB (69h) of the measured R _{in} (received power) (15-bit number, with a 0b LSbi
	Name of Location IEEE Data Temperature MSB Temperature LSB Voc Value Bin Value Pin Value

TABLE 1 (continued)

	MEMORY MAP F	OR TRANSCEIVER CONTROLLER
Memory Location (Array 0)	Name of Location	Function
6Ah - 6Dh	Reserved	Reserved
6Eh	IO States	This byte shows the logical value of the I/O pins
6Fh	A/D Updated	Allows the user to verify if an update from the A/D has occurred to the 5 values: temperature, $V_{\rm CP}$, $B_{\rm pr}$, $P_{\rm pr}$, and $R_{\rm in}$. The user writes the byte to 00h. Once a conversion is complete for a give value, its bit will change to '1'.
70h - 73h	Alarm Flags	These bits reflect the state of the elarms as a conversion updates. High alarm bits are "1" it converted value is greater than corresponding high limit. Low alarm bits are "1" if converted value is less than corresponding low limit. Otherwise, bits are 0b.
74h - 77h	Warning Flags	These bits reflect the stell of the warnings as a conversion updates. High warning bits are "1" if converted value is greater than corresponding high limit. Low warning bits are "1" if converted value is less than corresponding low limit. Otherwise bits are 0%.
78h - 7Ah	Reserved	Reserved

15

78h - 7Eh	Password Entry Bytes PWE Byte 3 (78h) MSByte PWE Byte 2 (7Ch) PWE Byte 1 (7Dh) PWE Byte 0 (7Eh) LSByte	The four bytes are used for password entry. The enlared password will determine the user's read/write privileges.
7Fh	Array Select	Writing to this byte determines which of the upper pages of memory is selected for reading and writing. Oxh (Array x Selected) Where x = 1, 2, 3, 4 or 5
80h-FFh		Reserved / not currently Implemented

Memory Location (Array 1)	Name of Location	Function of Location
80h - FFh		Data EEPROM

Memory Location (Array 2)	Name of Location	Function of Location
80h - FFh		Data EEPROM

Memory Location (Array 3)	Name of Location	Function of Location
80h - 81h	Temperature High	The value written to this location serves as the

(continued)

	Memory Location (Array 3)	Name of Location	Function of Location
5	88h - 89h 90h - 91h 98h - 99h A0h - A1h	Alarm V _{oc} High Alarm B _{in} High Alarm P _{in} High Alarm R _{in} High Alarm	high alarm limit. Data format is the same as the corresponding value (temperature, V_{cc} , B_{lin} , P_{lin} , B_{lin}).
70	82h - 83h 8Ah - 8Bh 92h - 93h	Temperature Low Alarm Voc Low Alarm	The value written to this location serves as the low alarm limit. Data format is the same as the corresponding value (temperature, V _{ce} , B _{lor} , P _{(re})
15	9Ah - 9Bh A2h - A3h	B _{in} Low Alarm P _{in} Low Alarm R _{in} Low Alarm	R _{in}).
20	84h - 85h 8Ch - 8Dh 94h - 95h	Temp High Warning V _{oc} High Warning B _{in} High Warning	The value written to this location serves as the high warning limit. Data format is the same as the corresponding value (temperature, V., et B.).
	9Ch - 9Dh A4h - A5h	P _{In} High Warning R _{In} High Warning	P _{In} , R _{In}).
25	86h - 87h 8Eh - 8Fh 96h - 97h 9Eh - 9Fh A6h - A7h	Temperature Low Warning V _{cc} Low Warning B _{in} Low Waming P _{in} Low Waming R _{in} Low Waming	The value written to this location serves as the low warning limit. Data format is the same as the corresponding value (temperature, V_{co} , B_{in} , P_{in} , R_{in}).
35	A8h - AFh, C5h B0h - B7h, C6h B8h - BFh, C7h	D _{out} control 0-8 F _{out} control 0-8 L _{out} control 0-8	individual bit locations are defined in Table 4.
	C0h	Reserved	Reserved
40	C1h C2h	Prescale Dout Delay	Selects MCLK divisor for X-delay CLKS. Selects number of prescale clocks
	C3h C4h	F _{out} Delay L _{out} Delay	
45	C8h - C9h CAh - CBh CCh - CDh CEh - CFh	V _{cc} - A/D Scale B _{in} - A/D Scale P _{in} - A/D Scale R _{in} - A/D Scale	16 bits of gain adjustment for corresponding A/D conversion values.
50	D0h	Chip Address	Selects chip address when external pin ASEL is low.
- 1	D1h	Margin #2	Finisar Selective Percentage (FSP) for D/A #2
1	D2h	Margin #1	Finisar Selective Percentage (FSP) for D/A #1
55	D3h - D6h	PW1 Byte 3 (D3h) MSB PW1 Byte 2 (D4h) PW1 Byte 1 (D5h)	The four bytes are used for password 1 entry. The entered password will determine the Finisar customer's read/write privileges.

(continued)

Memory Location (Array 3)	Name of Location	Function of Location	
	PW1 Byte 0 (D6h) LSB		
D7h	D/A Control	This byte determines if the D/A outputs source or sink current, and it allows for the outputs to be scaled.	
D8h - DFh	B _{in} Fast Trip	These bytes define the fast trip comparison over temperature.	
E0h - E3h	P _{In} Fast Trip	These bytes define the fast trip comparison over temperature.	
E4h - E7h R _{in} Fast Trip		These bytes define the fast trip comparison over temperature.	
E8h	Configuration Override Byte	Location of the bits is defined in Table 4	
E9h	Reserved	Reserved	
EAh - EBh	Internal State Bytes	Location of the bits is defined in Table 4	
ECh	I/O States 1	Location of the bits is defined in Table 4	
EDh - EEh	D/A Out	Magnitude of the temperature compensated D/A outputs	
EFh	Temperature Index	Address pointer to the look-up Arrays	
F0h - FFh	Reserved	Reserved	

15

35

Memory Location (Array 4)	Name of Location	Function of Location
00h - FFh		D/A Current vs. Temp #1 (User-Defnled Look-up Array #1).

Memory Location (Array 5)	Name of Location	Function of Location
00h - FFh		D/A Current vs. Temp #2 (User-Defined Look-up Array #2)

TABLE 2 -

45		DETAIL MEMORY DESCRIPTIONS - A/D VALUES AND STATUS BITS		
75	Byte	Blt	Name	Description
	Converted	analog	values. Calibrated 16	bit data.
50	96 (60h)	All	Temperature MSB	Signed 2's complement Integer temperature (-40 to +125C) Based on Internal temperature measurement
	97	All	Temperature LSB	Fractional part of temperature (count/256)
	98	All	V _{ec} MSB	Internally measured supply voltage in transceiver. Actual voltage is full 16 bit value * 100 uVoit.
55	99	All	V _{ec} LSB	(Yields range of 0 - 6.55V)
	100	All	TX Bias MSB	Measured TX Bias Current In mA Bias current is full 16 bit value *(1/256) mA.

TABLE 2 - (continued)

Durke	D#	News	
Byte	Bit	Name	Description
		g values. Calibrated 16	
101	All	TX Blas LSB	(Full range of 0 - 256 mA possible with 4 uA resolution)
102	Ali	TX Power MSB	Measured TX output power in mW. Output is full 16 bit value *(1/2048 mW.
103	All	TX Power LSB	Full range of 0 - 32 mW possible with 0.5 μ W resolution, or -33 to +15 dBm)
104	Ail	RX Power MSB	Measured RX input power in mW RX power is full 16 bit value *(1/16364 mW.
105	Ail	RX Power LSB	(Full range of 0 - 4 mW possible with 0.06 μW resolution, or -42 to +6 dBm)
106	Ail	Reserved MSB	Reserved for 1st future definition of digitized analog input
107	All	Reserved LSB	Reserved for 1st future definition of digitized analog input
108	All	Reserved MSB	Reserved for 2 nd future definition of digitized analog input
109	All	Reserved LSB	Reserved for 2 nd future definition of digitized analog input
			General Status Bits
110	7	TX Disable	Digital state of the TX Disable input Pin
110	6	Reserved	
110	5	Reserved	**
110	4	Rate Select	Digital state of the SFP Rate Select input Pin
110	3	Reserved	
110	2	TX Fault	Digital state of the TX Fault Output Pin
110	1	LOS	Digital state of the LOS Output Pin
110	0	Power-On-Logic	Indicates transceiver has achieved power up and data valid
111	7	Temp A/D Valid	Indicates A/D value in Bytes 96/97 is valid
111	6	V _∞ A/D Valid ·	Indicates A/D value in Bytes 98/99 is valid
111	5	TX Blas A/D Valid	indicates A/D value in Bytes 100/101 is valid
111	4	TX Power A/D Valid	Indicates A/D value in Bytes 102/103 is valid
111	3	RX Power A/D Valid	Indicates A/D value in Bytes 104/105 is valid
111	2	Reserved	Indicates A/D value in Bytes 106/107 is valid
111	1	Reserved	Indicates A/D value In Bytes 108/109 is valid
111	0	Reserved	Reserved

TABLE 3 -

- 50

		DETAIL MEMORY DES	CRIPTIONS - ALARM AND WARNING FLAG BITS
Byte	Blt	Name	Description
		,	Alarm and Waming Flag Bits
112	7	Temp High Alarm	Set when Internal temperature exceeds high aiarm level
112	6	Temp Low Alarm	Set when internal temperature is below low alarm level.

TABLE 3 - (continued)

Byte	Blt	Name	Description									
		Alan	n and Warning Flag Bits									
112	5	V _{cc} High Alarm	Set when internal supply voltage exceeds high alarm level.									
112	4	V _{cc} Low Alarm	Set when Internal supply voltage is below low alarm level.									
112	3	TX Blas High Alarm	Set when TX Bias current exceeds high alarm level.									
112	2	TX Blas Low Alarm	Set when TX Blas current is below low alarm level.									
112	1	TX Power High Alarm	Set when TX output power exceeds high alarm level.									
112	0	TX Power Low Alarm	Set when TX output power is below low alarm level.									
113	7	RX Power High Alarm	Set when Received Power exceeds high alarm level.									
113	6	RX Power Low Alarm	Set when Received Power is below low alarm level.									
113	5-0	Reserved Alarm										
114	All	Reserved										
115	ΑfI	Reserved										
116	7	Ternp High Waming	Set when internal temperature exceeds high warning level.									
116	6	Temp Low Warning	Set when Internal temperature is below low warning level.									
116	. 5	V _∞ High Warning	Set when internal supply voltage exceeds high warning level									
116	4	V _∞ Low Warning	Set when internal supply voltage is below low warning level									
116	3	TX Blas High Warning	Set when TX Bias current exceeds high warning level.									
116	2	TX Bias Low Warning	Set when TX Blas current is below low warning level.									
116 .	/~1	TX Power High Warning	Set when TX output power exceeds high warning level.									
116	O	TX Power Low Warning	Set when TX output power is below low warning level.									
117	7	RX Power High Warning	Set when Received Power exceeds high warning level.									
117	6	RX Power Low Warning	Set when Received Power is below low warning level.									
117	5	Reserved Warning										
117	4	Reserved Warning										
117	3	Reserved Warning										
117	2	Reserved Warning										
117	1	Reserved Warning										
117	0	Reserved Warning										
118	Ail	Reserved										
119	All	Reserved										

Bito		P aim to set	F-in Inv set	V alm hi hib	BRhihib	L-in hib	B airm io cir	D-In involr	EE	Pullup enable	B0:	90	×	8	20		2°	peviese	F-clear	reserved	reserved	Pos_Scale0	Pos_Scale0
Bit 1		p alm hi set	D-in set	T alrm to hib	R airm to hib	L-In Inv hib	B alm hi cir	Rithicir	Aux cir	LO enable	. 81	19	p,	29	21	D/A #1 range	21	Manual fast alarm	F-delay	pariesai	reserved	Pos_Scale 1	Pos_Scale 1
Bit 2		B airm io set	D-In Inv set	Talm hi hib	R alm hi hib	F-in hib	V alm lo cir	Pffhick	Aux inv clr	Hi enable	88	B ₂	25	210	25		25	A/D Enable	F-inhibit	pervesa	perveser	Pos_Scale 2	Pos_Scale 2
Blt3		B alrm hi set	R ft hi set	Aux set	P alrm to hib	F-in inv hib	V alm hi cir	Bfthicir	L-In cir	S reset data	Bg	83	ಷ	211	8	source/sink	1/0	SW-POR	F-set	pervesa	D-out	Reserved	Reserved
B# 4		V airm to set	P ft hi set	Aux inv set	P alm hi hib	D-in hib	T alm lo clr	R alm lo clr	L-In inv cir	o-ride select	reserved	å	4	212	Ž,		20	EE Bar	D-clear	L-clear	peneser	Neg_Scale 0	Neg_Scale 0
Blt 5	,	V alm hi set	B ft hi set	tes n'-1	ald of mile B	D-in inv hib	T airm hi cir	R alm hi oir	F-In clr	o-ride data	Reserved	en GB	ž,	213	52	D/A #2 range	21	manual AD alarm	D-delay	L-delay .	L	Neg_Scale 1	Neg_Scale 1
Bit 6		Tairm to set	Ralm lo set	L-in inv set	8 alm hi hib	Rthihb	Aux hib	P alm lo clr	F-in inv cir	invert	reserved	Be	ρę	214	28		25	manuai Index	D-inhibit	L-inhibit	F-in	Neg_Scale 2	Neg_Scale 2
Bit 7		Talm hiset	Ralm hiset	F-in set	Valm lo hib	Pthihib	Aux inv hib	Palm hidir	D-in clr	latch select	reserved	87	P2	215	27	source/ sink	1/0	manuat D/A	D-set	L-set	reserved	Reserved	Reserved
syre name		X-out cutio	X-out antil 1	X-out cuti 2	X-out ontl 3	X-out cntl 4	X-out ontl 5	X-out cntl 6	X-out cntl 7	X-out cntl 8	Prescale	X-out delay	chip address	X-ad scale MSB	X-ad scale LSB	D/A cutl		conflg/Oride	Internal State I	internal State 0	VO States 1	Margin #1	Margin #2

Claims

5

10

15

30

- Circuitry for monitoring an optoelectronic device, comprising:
 - memory, including one or more memory arrays for storing information related to the optoelectronic device; analog to digital conversion circuitry configured to receive a plurality of analog signals from the optoelectronic device, the analog signals corresponding to operating conditions of the optoelectronic device, convert the received analog signals into digital values, and store the digital values in predefined locations within the memory;
 - comparison logic configured to compare the digital values with limit values to generate flag values, wherein the flag values are stored in predefined flag storage locations within the memory during operation of the opto
 - an interface configured to enable a host to read from host-specified locations within the memory, including the predefined flag storage locations, in accordance with commands received from the host.
- The circuitry of claim 1, wherein the analog to digital conversion circuitry is configured to convert a power level signal into a digital power level value and to store the digital power level value in a pradefined power level location within the memory.
- o 3. The circuitry of claim 1, wherein the comparison logic includes logic for comparing the digital power level value with a power limit value, generating a power flag value based on the comparison of the digital power signal with the power limit value, and storing the power flag value in a predefined power flag location within the memory.
- The circuitry of claim 1, wherein the analog to digital conversion circuitry is configured to convert a temperature signal into a digital temperature value and to store the digital temperature value in a predefined temperature location within the memory.
 - 5. The circuitry of claim 4, wherein the comparison logic includes logic for comparing the digital temperature value with a temperature limit value, generating a temperature flag value based on the comparison of the digital temperature signal with the temperature limit value, and storing the temperature flag value in a predefined temperature flag location within the memory.
 - The circuitry of claim 1, wherein the plurality of analog signals includes two analog signals selected from the set consisting of laser bias current, laser output power, and received power.
 - 7. The circuitry of claim 1, wherein the analog to digital conversion circuitry is configured to receive a voltage signal from a source external to the monitoring circuitry, convert the voltage signal into a digital voltage value and store the notified voltage value in a respective prodefined location within the memory.
- 8. A method of monitoring an optoelectronic device, comprising:
 - receiving a plurality of analog signals from the optoelectronic device, the analog signals corresponding to operating conditions of the optoelectronic device, converting the received analog signals into digital values, and storing the digital values in predefined occations within a memory;
- comparing the digital values with limit values to generate flag values, and storing the flag values in predefined flag locations within the memory; and
 - in accordance with instructions received from a host device, enabling the host device to read from host-speclified locations within the memory, including the predefined flag locations.
- 50 9. The method of claim 8, further including:
 - generating a power level signal corresponding to a power supply voltage level of the optoelectronic device, converting the power level signal into a digital power level value and storing the digital power level value in a predefined power level location within the memory.
 - 10. The method of claim 9, further including:
 - comparing the digital power level value with a power level limit value, generating a power level flag value

based on the comparison of the digital power level signal with the power level limit value, and storing the power level flag value in a predefined power level flag location within the memory.

- 11. The method of claim 8, further including
 - generating a temperature signal corresponding to a temperature of the optoelectronic device, converting the temperature signal into a digital temperature value and storing the digital temperature value in a predefined temperature location within the memory.
- 12. The method of claim 11, wherein

5

15

20

45

- comparing the digital temperature value with a temperature limit value, generating a temperature flag value based on the comparison of the digital temperature signal with the temperature limit value, and storing the temperature flag value in a prodelined temperature flag location within the memory.
- 13. The method of claim 8, wherein the plurality of analog signals includes two analog signals selected from the set consisting of laser bias current, laser output power, and received power.
- 14. The method of claim 6, including receiving a voltage signal from a source external to the optoelectronic device, converting the voltage signal into a digital voltage value and storing the digital voltage value in a respective pre-defined location within the memory.




Fig. 1

THIS PAGE BLANK (USPTO)







Fig. 2

IHIS PAGE BLANK (USPTO)



1.

THIS PAGE BLANK (USPTO)